INTRODUCTION Schottky source/drain (S/D) MOSFET (SBMOS) architecture in which the metallic source and drain region are in direct contact with the transistor channel can reduce S/D parasitic resistance as well as provide abrupt junction interfaces [1] . 'Top down' Nanowire transistors [2, 3] , due to enhanced drive current and better controllability of the channel potential, when fabricated with Schottky barrier source/drain, have been proposed as an ideal future transistor architecture [4] . In this paper, we demonstrate high performance CMOS silicon nanowire transistors with metal silicided nano-junctions (SBNWMOS) and gate-all-around (GAA) channel using Er-/Pt-silicide as the S/D material. The results demonstrate that effective scaling down of transistor dimensions down to 5nm is possible with SBNWMOSs. Fig. 1 shows the process flow and schematics of GAA SBNWMOS fabrication. The process is similar to the previously reported back-gated ErSi 2-x SBNWMOS [5] up to self-limiting oxidation. Next, the gate was defined by patterning 9nm SiO 2 /130nm -Si stack, which was followed by 35nm wide Si 3 N 4 spacer formation as shown in Fig. 2(a) . Er (for N-SBNWMOS) and Pt (for P-SBNWMOS) silicidation was next carried out to form the metal silicide (MSi) S/D as shown in the schematic in Fig. 1 . Fig. 2(b) shows the completed ErSi 2-x SBNWMOS after silicidation and unreacted metal etch. Fig. 3(a) shows a cross-sectional TEM (XTEM) micrograph across the gate electrode. The micrograph confirmed that the wire sizes are ~5nm (bottom) and ~8nm (top). Fig. 3(b) shows a higher magnification XTEM micrograph of the bottom SiNW, which shows the nanowire surrounded by 9nm thermally grown SiO 2 . 4 for all L g . The absolute values of I on and I off are independent of L g which implies that the variations in the I on /I off ratio is due to the slight differences in effective Schottky barrier height ( beff ) and not due to the differences in L g . Fig. 7 shows the I off /I on characteristics of the GAA ErSi 2-x N-SBNWMOSs for various L g values. Also included in Fig. 7 are the I on /I off characteristics of the best rare earth (RE) silicide SBMOS results reported [1, [8] [9] [10] [11] . As can be seen, even at longer L g s, the GAA ErSi 2-x N-SBNWMOSs have comparable/larger I on values. Fig. 8 plots the SS against L g , which shows that the SS increases slightly from ~65mV/decade to 87mV/decade as L g decreases from 155nm to 70nm. From L g = 155nm to 85nm, the SS increases only slightly (65mV/decade to 76mV/decade). These SS values are comparable with the lowest SS reported (70mV/decade) for an ErSi 1.7 SSDMOS with L g = 100nm [11] . Fig. 9 plots the DIBL against L g , which shows that the DIBL increases from around 21mV/V to 101mV/V as L g decreases from 155nm to 70nm. From L g = 155nm to 90nm, the DIBL increases only slightly from 21.3mV/V to 45mV/V which is close to the theoretical DIBL limit of SSDMOSs (25mV/V to 33mV/V) [11] indicating the absence of SCE. The corresponding extracted beff against V g from V g = -0.3V to 0.1V is shown in Fig. 12 . From the slope of Fig. 12 , for V g = -0.3V to -0.15V, the current transport mechanism is dominated by TE with a slope of ~2.2eV/V. In this region, V g modulates the Schottky barrier height towards a value ~0.32eV. At V g = -0.15V, the Schottky barrier height is equal to 0.32eV. Beyond this value, V g modulates the Schottky barrier thickness and TFE starts to dominate the current flow. The beff modulation at this point then reduces to ~1.09eV/V. Thus, the change in beff modulation is due to the different current conduction mechanisms. Eventually at even more positive V g values, the Schottky barrier thickness is then effectively 'transparent' to electrons and current is limited by the SiNW resistance. This occurs at V g = 0.03V whereby beff = 0.097eV.
DEVICE FABRICATION

RESULTS AND DISCUSSION
CONCLUSION
We fabricated GAA ErSi 2-x N-SSDNWMOS with excellent electrical characteristics (I on /I off ratio of ~1.1 X 10 5 , SS = 65mV/decade -87mV/decade, DIBL = 21.3mV/V to 45mV/V), and with short channel performance equal to or better than reported RESi 2-x based SBMOS. In addition, GAA PtSi PSBNWMOSs with excellent electrical characteristics were fabricated for complementary MOSFET operation with ErSi 2-x N-SSDNWMOS. The extracted P-SSDNWMOS characteristics are comparable or better than the currently reported PtSi P-SSDMOSs. Hence the GAA ErSi 2-x SBNWMOS shows excellent electrical characteristics with short channel performance equal to or better than the reported RESi 2-x based SSDMOS [1, 6, [8] [9] [10] [11] . 
